FORM PTO-1449 (modified) To: U.S. Department of Commerce (PW FORM PAT-1449) Patent and Trademark Office									М# 111		C V J BARAJO	Cllent	Ref			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT									0304355 T1KK-01S1349-D Applicant: MATSUDA et al.							
									Appin. No.: UNASSIGNED							
							Filing Date: June 24, 2003							·		
Date: June 24, 2003 Page 1					of	1 Examiner: D. LE					Group Art Unit: 2818					
U.S. PATENT DOCUMENTS																
Examiner's Initials*		Document Number		Date MM/\	/	Name (Family N	lame	of First Inv	vent	or)	Class	Sub Clas	s	Filing Date (if appropri	riate)	
411	AR	6,319,807		11/20	001	Yeh et al.										
QN!		6,353,249		03/2002		Boyd et al.										
21M	CR	5,856,225		01/1999		Lee et al.										
1411	DR	6,087,208		07/2000		Krivokapic et al.					<u> </u>					
1	ER															
	FR			ļ	\						<u> </u>					
ļ	GR				- +					·	ļ.,			 		
	HR	<u> </u>		ļ												
ļ	IR										 			 		
	JR					\					 			 		
	KR LR									_						
	MR	·					\ 				 					
	NR							A, B								
FOREIGN	PAT	NT DOCUMEN	TS			J. Danie II.			21515 21515			English		Translati	on	
		Document	YYY Count				tor Name			14318111111	Abstract		Readily Available			
		Number												,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
					<u> </u>		<u> </u>					Enclosed	No	Enclose	No	
-	OR							.,					<u></u>			
	PR		<u> </u>		<u> </u>										$oxed{oxed}$	
	QR		ļ				ļ	·					_	<u> </u>		
	RR				ļ	$\overline{}$		··		· · · · · · · · · · · · · · · · · · ·			ļ	ļ	1	
	SR				-	\longrightarrow	<u> </u>					· · · · · · · · · · · · · · · · · · ·	 	ļ	-	
	TR						<u> </u>					•	ļ		\vdash	
might a managety	UR	 	direntario			marieviani:	: 32:400	1022001 CARROLD CONTROL	×12=3		701111111111111111111111111111111111111				╄	
OTHER (Including in this order Author Title Regiodical Name Date Region																
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	IAID											·	 	 	\vdash	
JM)	VVIC	A. Chatterjee et al., "CMOS Metal Replacement Gate Transistors Using Tantalum Pentoxide Gate Insulator," IEDM, 1998, pp. 777-780														
OW	XR	Yagishita et al., "High Performance Metal Gate MOSFETs Fabricated by CMP for 0.1um Regime," IEDM 1998, pp. 785-788														
रा	YR															
	ZR															
	AAR					`	*******]			<u></u>		
Examiner	\mathcal{L}	mus Ma								ered: 1116						
*EXAMINE		Initial if citation co	Asidere	d, whe	ether or	not citation	n is in	conforman	ce w	ith MPEP § 609	. Drav	w line thr	ough	citation	if	
not in confo	rmano	e and not conside	red. Inc	ude c	opy of	inis form w	ith nex	a communi	catic	on to Applicant.						